Intel Computer Accessories LXD970A User Manual

LXD970A Demo Board for 10/100  
and 100BASE-FX Applications  
Development Kit Manual  
January 2001  
As of January 15, 2001, this document replaces the Level One document  
Order Number: 249103-001  
LXD970A Demo Board for 10/100 and 100BASE-FX Applications.  
 
Contents  
General Description ..................................................................................................5  
Equipment and Setup...............................................................................................7  
Jumpers .......................................................................................................................10  
Hardware Control Interface..................................................................................11  
Figures  
Tables  
LXD970A Demo Board for 10/100 and 100BASE-FX Applications Development Kit Manual  
iii  
 
 
Demo Board for 10/100 and 100BASE-FX Applications — LXD970A  
1.0  
General Description  
The LXD970A Demo Board is a versatile 10/100Mbps Ethernet media access unit (MAU) that  
demonstrates all of the integral features of the LXT970A Fast Ethernet Transceiver.  
The LXD970A provides a working platform for evaluation of the LXT970A Fast Ethernet  
Transceiver in 10BASE-T and/or 100BASE-TX/FX applications.  
The LXD970A Demo Board is configured with a single chip 10/100Mbps, IEEE 802.3u compliant,  
Fast Ethernet Transceiver unit (LXD970A). The demo board is designed to plug into a transceiver  
test box via a standard 40-pin MII connector. This allows system designers to test 10Mbps and  
100Mbps link performance, auto-negotiation and register functionality prior to board prototyping.  
The LXT970A also provides an ECL-type interface for 100BASE-FX link testing.  
This document describes typical Demo Board setup procedures for a 100BASE-TX environment.  
Before using the Demo Board, review the LXT970A Fast Ethernet Transceiver data sheet for  
device functionality and specifications.  
1.1  
Features  
IEEE 802.3-compliant 10BASE-T and 100BASE-TX using a single RJ45 connection.  
Quick setup, ease of use, and clear visibility of application settings for:  
Complete system demonstration  
Individual circuit isolation  
LED indicators for major functions.  
IEEE 802.3u MII interface with extended register capability.  
Configured for single 5V supply operation.  
Standard half duplex or full duplex operation at 10 or 100 Mbps.  
100BASE-FX fiber optic capability (unstuffed optional circuitry).  
Development Kit Manual  
5
 
   
LXD970A — Demo Board for 10/100 and 100BASE-FX Applications  
Figure 1. LXD970A Demo Board  
0
MF0  
MF1  
MF2  
MF3  
MF4  
N
1
N
M
2
N
A
A
M
A
M
JP1  
JP7  
TEST  
JP5  
TD+  
MDINT  
GNDT  
TD -  
RJ-45  
TRANSFORMER  
MII  
RD+  
RD -  
JP4  
TSTON  
JP3  
JP8  
IBTST  
TSTOP  
Optional  
FIBER MODULE CIRCUIT  
JP6  
ENBL COL LNK  
GNDR  
TX  
RX  
LEDs  
6
Development Kit Manual  
 
 
Demo Board for 10/100 and 100BASE-FX Applications LXD970A  
2.0  
Equipment and Setup  
The LXD970A Demo Board includes all the components needed for a successful evaluation.  
However, the following additional equipment is recommended:  
NetCom System X-1000 transceiver test box configured with firmware version 1.17 or newer.  
PC with Fast Ether Windows (version 1.5 or newer) installed.  
Various lengths of Category 5 Unshielded Twisted-Pair (UTP) cable (1, 20, 40, 60, 80, 100,  
120 and 140 meters).  
For 100BASE-FX evaluation, a fiber-optic transceiver module (HFBR-5103) and fiber-optic  
cable are required.  
2.1  
Test Setup  
Figure 1 shows a typical test setup for the basic operation of the LXD970A. The LXD970A plugs  
directly into a X1000 NetCom Transceiver Test Box via a standard 40-pin MII connector that is  
included on the board.  
An optional test setup is shown in Figure 2 using a PC for testing additional nodes.  
Note: JP3 and JP4 must be installed on the LXD970A for the Netcom System X-1000 transceiver  
test box to access the MII management registers inside the LXT970A.  
Figure 2. Basic Test Setup  
NETCOM  
X1000  
LXD970A  
LXD970A  
UTP  
Loop  
MII  
FAST ETHER  
Windows  
RS232  
PC  
Development Kit Manual  
7
 
     
LXD970A Demo Board for 10/100 and 100BASE-FX Applications  
2.2  
Loading Test File  
A disk that contains the file needed for testing is included with the LXD970A demo board.  
This file contains Killer Packets(100Tx4.s), that exhibit worst case baseline wander  
characteristics suitable for evaluating link performance and comparing the LXT970A to alternative  
products. Some devices do not adjust well over a range of cable distances. It is recommended to  
compare LXT970A performance to similar devices over a wide range of cable lengths.  
Follow this simple procedure for loading test file into the Netcom X-1000 test box:  
Load disk containing test pattern into computer  
Start Fast Ether Windows  
Click the DATA PATTERNbutton in the lower left of the screen  
From the Data Pattern options presented, select CUSTOM”  
From the File menu, select OPEN, then select the drive and directory where the test file is  
located. (If you are using the disk from Intel, select A:\100Tx4.s)  
When the test file is displayed on screen, select CLOSE. This automatically downloads the  
test pattern to the Netcom X1000 test box  
Proceed with normal testing  
Figure 3. Optional Test Setup  
Terminal SW  
FAST ETHER  
Windows  
PC  
RS232  
Serial  
PC  
RS232  
UTP  
NETCOM  
X1000  
LXD970A  
LXD970A  
MII  
RJ-45  
UTP  
8
Development Kit Manual  
 
   
Demo Board for 10/100 and 100BASE-FX Applications LXD970A  
2.3  
Power Supply Option  
The LXD970A includes a jumper (JP8), which provides a an optional power supply source for the  
VCC pins; VCCA (analog supply), VCCR (receive supply), VCCT (transmit supply) and VCCD  
(digital supply). In the original factory configuration, this jumper is shorted by a circuit trace and  
all LXD970A power is supplied via the MII pin (J1). However, the circuit trace can be easily cut to  
provide the JP8 isolation option.  
2.3.1  
External +5V Supply for Analog Circuitry (VCCA, VCCT and VCCR)  
To provide an external +5V power supply for the LXD970A analog circuitry, proceed as follows:  
Cut the circuit trace across JP8 pins 3 and 4  
Attach an external +5V supply to JP8 pin 3  
This routes the external supply to VCCA, VCCT, and VCCR (all circuits except VCCD and  
VCCIO). To restore to factory configuration, disconnect the external power supply and install the  
jumper block in JP8.  
2.4  
Test Points  
There are 9 Test Points on the LXD970A Demo Board. Table 1 describes these.  
Table 1. Test Point Descriptions  
Label  
Ref Des  
Description  
TD+  
TD-  
J3  
J4  
Transmit Data Output Positive - Signals transmitted from LXD970A to TP link.  
Transmit Data Output Negative - Signal transmitted from LXD970A to TP link.  
Receive Data Input Positive - Signals received from TP network.  
Receive Data Input Negative - Signals received from TP network.  
Analog Ground  
RD+  
J5  
RD-  
J6  
GNDA  
J8  
TSTON  
TSTOP  
IBTST  
J9  
Test Output Negative 1  
1
J10  
J11  
J12  
Test Output Positive  
IB Test 1  
MDINT  
1. Factory Test Only  
Management Data Interrupt 2 - Indicates status change.  
2. 4.7kpull-up to VCC needed if used  
Development Kit Manual  
9
 
       
LXD970A Demo Board for 10/100 and 100BASE-FX Applications  
3.0  
Jumpers  
There are 7 Jumpers on the LXD970 Demo Board. Table 2 describes these jumpers and their  
functions.  
Table 2. Jumper Descriptions  
Ref Des  
Function  
Hardware Control Interface: Provides access to voltage sensitive manual control functions. See Tables 3, 4  
and 5 for details.  
JP1  
JP3  
JP4  
JP5  
MDIO: Connects the MDIO pin to the MII connector. With the trace cut and the jumper open, the MDIO pin  
can be connected to an external device.  
MDC: Connects the MDC pin to the MII connector. With the trace cut and the jumper open, the MDC pin can  
be connected to an external device.  
TEST: This jumper should not be installed for normal operation. This jumper is used to put the chip into a  
test mode that is used to characterize the chip.  
POWER DOWN: With the jumper installed the chip goes into a power down mode.  
JP6  
JP7  
In power down mode the MII port (except MDIO and MDC), the twisted pair port and the LED pins are  
tristated.  
MII: 18-pin straight header that is connected to all the MII interface signal pins. There is a ground test point  
next to C20 to ground probes to.  
ANALOG VCC CONNECT: Connects MII connector power to the analog portion of the chip.  
To use +5V power from MII connector:  
No action required. The jumpers (pins 1 & 2 and 3 & 4) are shorted via a trace on the bottom of board.  
However, if the traces are cut, the jumpers must be installed to supply power from MII to analog VCC (VCCA).  
JP8  
To use alternate power supply for Analog VCC:  
Cut the trace on the bottom of board across pins 3 and 4 shorting JP8. With no jumpers installed, an external  
power can be connected. Provide an alternate power supply ( +5V) to pin 3 of JP8.  
10  
Development Kit Manual  
 
   
Demo Board for 10/100 and 100BASE-FX Applications LXD970A  
4.0  
Hardware Control Interface  
4.1  
Multi-Function Pins  
The Hardware Control Interface (JP1) provides access to the Multi-Function (MF) pins which  
decode 4-level supply voltages to establish two independent settings per pin. The first setting  
determines chip address. The second setting determines configuration of the LXD970A. The 4-  
level inputs referred to as VMF1, VMF2, VMF3 and VMF4 are shown in Table 3.  
Table 3. MF Pins Input Voltage Levels  
Parameter  
Symbol  
Min  
Max  
Units  
Input Voltage Level 1  
Input Voltage Level 2  
Input Voltage Level 3  
Input Voltage Level 4  
VMF1  
VMF2  
VMF3  
VMF4  
Vcc - 0.5  
-
V
V
V
V
(Vcc/2) + 0.5  
Vcc - 1.2  
Vcc/2 - 0.5  
0.5  
1.2  
-
To select an Input Level place a jumper on the appropriate pins. The 4-level input pins (VMF1,  
VMF2, VMF3 and VMF4) are identical for each Multi-Function (MF) section. See Figure 3 for  
jumper placement.  
Figure 4. Hardware Control Interface Jumper Placement  
MF0  
MF1  
MF2  
MF3  
MF4  
pin 50  
pin 49  
pin 2  
pin 1  
NOTES:  
1. TRSTE and MDDIS functions are not labeled on the board.  
2. CFG1, CFG0 and FDE are pin names for the manual pins and are not labeled on the board.  
Development Kit Manual  
11  
 
       
LXD970A Demo Board for 10/100 and 100BASE-FX Applications  
4.1.1  
Function/Address Settings  
The multi-function pins allow the user to enable or disable the applicable functions and determine  
chip address according to the input level selected. Table 4 shows the status of the function  
according to the (VMF) selection.  
Table 4. Hardware Control Interface (JP1) Functions  
Address  
Input Voltage Levels2  
Pin  
Function  
VMF1  
1
VMF2  
1
VMF3  
0
VMF4  
0
Address Bit 0  
MF0  
Auto-Negotiation  
Disabled  
Enabled  
Enabled  
Disabled  
Sets the initial value of bit 0.12  
(0.12 = 0)  
(0.12 = 1)  
(0.12 = 1)  
(0.12 = 0)  
Address Bit 1  
1
1
0
0
MF1  
MF2  
MF3  
Repeater / DTE Mode  
DTE  
Repeater  
Repeater  
DTE  
Sets the initial value of bit 19.13  
(19.13 = 0)  
(19.13 = 1)  
(19.13 = 1)  
(19.13 = 0)  
Address Bit 2  
1
1
0
0
Nibble (4B) / Symbol (5B) Mode  
Sets the initial value of bit 19.4  
Nibble (4B)  
(19.4 = 0)  
Symbol (5B)  
(19.4 = 1)  
Symbol (5B)  
(19.4 = 1)  
Nibble (4B)  
(19.4 = 0)  
Address Bit 3  
1
1
0
0
Scrambler Operation  
Enabled  
Bypassed  
(19.3 = 1)  
Bypassed  
(19.3 = 1)  
Enabled  
Sets the initial value of bit 19.3  
(19.3 = 0)  
(19.3 = 0)  
Address Bit 4  
1
1
0
0
If Auto-Negotiate Enabled via MF0, MF4 works in combination with MAN2 (CFG1) to control  
operating speed advertisement capabilities. See Table 5 for details.  
MF4  
If Auto-Negotiate Disabled  
100TX  
100FX  
100FX  
100TX  
Then TX/F Mode  
(19.2 = 0)  
(19.2 = 1)  
(19.2 = 1)  
(19.2 = 0)  
Sets the initial value of bit 19.2  
Table 5. Operating Speed Advertisement Settings  
MF4 Input  
MAN2  
(CFG1)  
Function  
Voltage Levels1  
If Auto-Negotiate Enabled via MF0  
VMF1, VMF4  
VMF1, VMF4  
VMF2, VMF3  
VMF2, VMF3  
Jumper Not Installed  
Jumper Installed  
Advertise all capabilities, Ignore MAN1 (FDE)  
Advertise 10 Mbps only, Follow MAN1 (FDE)  
Jumper Not Installed  
Jumper Installed  
Advertise 100 Mbps only, Follow MAN1 (FDE)  
Advertise 10/100 Mbps, Follow MAN1 (FDE)  
1. Input Voltage Levels (VMF1, VMF2, VMF3, VMF4) for MF pins.  
12  
Development Kit Manual  
 
     
Demo Board for 10/100 and 100BASE-FX Applications LXD970A  
4.1.2  
Additional Jumper Functions  
In addition to the MF pins, the Hardware Control Interface (JP1) contains 10 pins, (#41 - #50) that  
are labeled as MAN0, MAN1, MAN2, TRSTE and MDDIS, (Note: TRSTE and MDDIS are not  
labeled on the demo board). MAN0 = CFG0, MAN1 = FDE and MAN2 = CFG1. The Manual pins  
control the status of the applicable function by installing or removing a jumper. See Table 6 for  
function status.  
Table 6. Additional JP1 Jumper Functions  
Jumper  
Installed  
Jumper Not  
Installed  
Jumper Label  
Function  
Status  
Enable  
Disable  
10Mbps  
100Mbps  
Enable  
X
Restart Negotiation  
(when Auto-Neg enabled)1  
X
MAN0  
(CFG0)  
X
Speed Select  
(when Auto-Neg disabled)1  
X
X
MAN1  
(FDE)  
Full Duplex  
Disable  
X
When Auto-Neg enabled, MAN2 (CFG1) works in  
combination with MF4 to control operating speed  
advertising capabilities. See Table 5 for details  
Speed Advertisement Capabilities  
(when Auto-Neg enabled)1  
MAN2  
(CFG1)  
Enable  
Disable  
X
Link Test  
(when Auto-Neg disabled)1  
X
X
Tristates  
MII Data Interface  
Not Labeled  
(TRSTE)  
Tristate  
(MDC and MDIO are not affected)  
Normal  
X
X
Operation  
Enable  
Disable  
Not Labeled  
(MDDIS)  
MDIO Port  
X
1. Auto-negotiation is set via MF0.  
4.2  
LED Indicators  
There are 5 status LEDs on the Demo Board. Refer to Table 7 for LED descriptions.  
Table 7. LED Descriptions  
Label  
Ref Des  
Description  
Line Speed. Indicates 100Mbps operation  
ENBL  
COL  
LNK  
TX  
D1  
D2  
D3  
D4  
D5  
Collision. Indicates collision  
Link. Indicates connection  
Transmit Data. Indicates data being transmitted  
Receive Data. Indicates data being received  
RX  
Development Kit Manual  
13  
 
       
LXD970A Demo Board for 10/100 and 100BASE-FX Applications  
Figure 5. LXD970A Schematic  
14  
Development Kit Manual  
 
 

Indesit Cooktop IS60D1 S User Manual
Ingersoll Rand Heat Pump 650666 x User Manual
Intellinet Network Solutions Printer 509077 User Manual
John Lewis Cooktop JLBICH605 User Manual
JVC CD Player KS FX8R User Manual
JVC VCR HR DD855EK User Manual
Jwin CD Player JX CD7160 User Manual
Keys Fitness Fitness Equipment KF1860 User Manual
KitchenAid Blender 4KFPM770NK1 User Manual
KitchenAid Refrigerator KBFL25EV User Manual